#### Code Generation for Data Processing Lecture 3: Intermediate Representations

#### Alexis Engelke


Chair of Data Science and Engineering (125) School of Computation, Information, and Technology Technical University of Munich

Winter 2023/24

### Intermediate Representations: Motivation

- So far: program parsed into AST
- $+\,$  Great for language-related checks
- + Easy to correlate with original source code (e.g., errors)
- Hard for analyses/optimizations due to high complexity
  - variable names, control flow constructs, etc.
  - Data and control flow implicit
- Highly language-specific

#### Intermediate Representations: Motivation



Question: how to optimize? Is x+1 redundant?  $\rightarrow$  hard to tell  $\Rightarrow$ 

#### Intermediate Representations: Motivation

$x_1$	$\leftarrow$	5	+	3
$y_1$	$\leftarrow$	$x_1$	+	1
<i>x</i> <sub>2</sub>	$\leftarrow$	12		
$Z_1$	$\leftarrow$	$x_2$	+	1
$tmp_1$	$\leftarrow$	$Z_1$	—	$y_1$
return	$tmp_1$			

Question: how to optimize? Is x+1 redundant?  $\rightsquigarrow$  No!  $\because$ 

#### Intermediate Representations

Definitive program representation inside compiler

- During compilation, only the (current) IR is considered
- Goal: simplify analyses/transformations
  - Technically, single-step compilation is possible for, e.g., C ... but optimizations are hard without proper IRs
- Compilers *design* IRs to support frequent operations
   IR design can vary strongly between compilers
   Turing the based on group be on linear instructions (or based)
- Typically based on graphs or linear instructions (or both)

# Compiler Design: Effect of Languages - Imperative

- Step-by-step execution of program modification of state
- Close to hardware execution model
- Direct influence of result
- Tracking of state is complex
- Dynamic typing: more complexity
- Limits optimization possibilities

```
void addvec(int* a, const int* b) {
  for (unsigned i = 0; i < 4; i++)
    a[i] += b[i]; // vectorizable?
}</pre>
```

```
func:
  mov [rdi], rsi
  mov [rdi+8], rdx
  mov [rdi], 0 // redundant?
  ret
```


# Compiler Design: Effect of Languages – Declarative

- Describes execution target
- Compiler has to derive good mapping to imperative hardware
- Allows for more optimizations
- Mapping to hardware non-trivial
  - Might need more stages
  - Preserve semantic info for opt!
- Programmer has less "control"

```
let rec fac = function
| 0 | 1 -> 1
| n -> n * fac (n - 1)
```

# Graph IRs: Abstract Syntax Tree (AST)


- Code representation close to the source
- Representation of types, constants, etc. might differ
- Storage might be problematic for large inputs



# Graph IRs: Control Flow Graph (CFG)


Motivation: model control flow between different code sections


- Graph nodes represent basic blocks
  - Basic block: sequence of branch-free code (modulo exceptions)
  - Typically represented using a linear IR




## Build CFG from AST - Function

Idea: Keep track of current insert block while walking through AST






Build CFG from AST – While Loop



Build CFG from AST - If Condition



# Build CFG from AST: Switch

Linear search

 $t \leftarrow \exp$ if t == 3: goto  $B_3$ if t == 4: goto  $B_4$ if t == 7: goto  $B_7$ if t == 9: goto  $B_9$ goto  $B_D$ 

+ Trivial

- Slow, lot of code

Binary search

 $t \leftarrow exp$ if t == 7: goto  $B_7$ elif t > 7: if t == 9: goto  $B_9$ else: if t == 3: goto  $B_3$ if t == 4: goto  $B_4$ goto  $B_D$ 

+ Good: sparse values

Even more code

Jump table

```
t \leftarrow exp
if 0 \le t < 10:
goto table[t]
goto B_D
```

```
table = {

B_D, B_D, B_D, B_3,

B_4, B_D, ... }
```

#### + Fastest

 Table can be large, needs ind. jump

# Build CFG from AST: Break, Continue, Goto

break/continue: trivial

Keep track of target block, insert branch

goto: also trivial

- Split block at target label, if needed
- But: may lead to irreducible control flow graph

#### CFG: Formal Definition

- Flow graph: G = (N, E, s) with a digraph (N, E) and entry  $s \in N$ 
  - Each node is a basic block, *s* is the entry block
  - $(n_1, n_2) \in E$  iff  $n_2$  might be executed immediately after  $n_1$
  - All  $n \in N$  shall be reachable from s (unreachable nodes can be discarded)
  - Nodes without successors are end points

# Graph IRs: Call Graph


- Graph showing (possible) call relations between functions
- Useful for interprocedural optimizations
  - Function ordering

. . .

Stack depth estimation

#### Graph IRs: Relational Algebra

- Higher-level representation of query plans
  - Explicit data flow
- Allow for optimization and selection actual implementations
  - Elimination of common sub-trees
  - Joins: ordering, implementation, etc.




### Linear IRs: Stack Machines

Operands stored on a stack	push 5 push 3
Operations pop arguments from top	add
and push result	pop x
<ul> <li>Typically accompanied with variable storage</li> </ul>	push x push 1 add
Generating IR from AST: trivial	pop y
Often used for bytecode, e.g. Java, Python	push 12 pop x push x
+ Compact code, easy to generate and implement	push 1 add
<ul> <li>Performance, hard to analyze</li> </ul>	pop z

#### Linear IRs: Register Machines

- Operands stored in registers
- Operations read and write registers
- ► Typically: infinite number of registers
- ► Typically: three-address form
  - dst = src1 op src2
- Generating IR from AST: trivialE.g., GIMPLE, eBPF, Assembly



## Example: High GIMPLE

```
int fac (int n)
                            gimple_bind < // <-- still has lexical scopes</pre>
                             int D.1950:
                             int res;
int foo(int n) {
  int res = 1:
                             gimple_assign <integer_cst, res, 1, NULL, NULL>
                             gimple_goto <<D.1947>>
  while (n) {
                             gimple label <<D.1948>>
    res *= n * n:
                             gimple_assign <mult_expr, _1, n, n, NULL>
    n -= 1:
                             gimple_assign <mult_expr, res, res, _1, NULL>
  }
                             gimple_assign <plus_expr, n, n, -1, NULL>
                             gimple_label <<D.1947>>
  return res;
                             gimple_cond <ne_expr, n, 0, <D.1948>, <D.1946>>
}
                             gimple_label <<D.1946>>
                             gimple_assign <var_decl, D.1950, res, NULL, NULL>
                             gimple_return <D.1950>
                            >
```

\$ gcc -fdump-tree-gimple-raw -c foo.c

### Example: Low GIMPLE

}

}

```
int fac (int n)
                           Ł
                             int res:
                             int D.1950;
int foo(int n) {
                             gimple_assign <integer_cst, res, 1, NULL, NULL>
  int res = 1;
                             gimple_goto <<D.1947>>
                             gimple_label <<D.1948>>
  while (n) {
                             gimple_assign <mult_expr, _1, n, n, NULL>
    res *= n * n;
                             gimple_assign <mult_expr, res, res, _1, NULL>
    n -= 1:
                             gimple_assign <plus_expr, n, n, -1, NULL>
                             gimple_label <<D.1947>>
                             gimple_cond <ne_expr, n, 0, <D.1948>, <D.1946>>
  return res:
                             gimple_label <<D.1946>>
                             gimple_assign <var_decl, D.1950, res, NULL, NULL>
                             gimple_goto <<D.1951>>
                             gimple_label <<D.1951>>
                             gimple_return <D.1950>
                           ን
```

\$ gcc -fdump-tree-lower-raw -c foo.c

#### Example: Low GIMPLE with CFG

```
int fac (int n) {
                             int res:
                             int D.1950:
                             <hh 2> ·
                             gimple_assign <integer_cst, res, 1, NULL, NULL>
                             goto <bb 4>; [INV]
int foo(int n) {
                             <bb 3> :
  int res = 1:
                             gimple_assign <mult_expr, _1, n, n, NULL>
                             gimple_assign <mult_expr, res, res, _1, NULL>
  while (n) {
                             gimple_assign <plus_expr, n, n, -1, NULL>
    res *= n * n:
                             <bb 4> :
    n = 1;
                             gimple_cond <ne_expr, n, 0, NULL, NULL>
  }
                               goto <bb 3>; [INV]
                             else
  return res;
                               goto <bb 5>; [INV]
}
                             <bb 5> :
                             gimple_assign <var_decl, D.1950, res, NULL, NULL>
                             <bb 6> :
                           gimple_label <<L3>>
                             gimple_return <D.1950>
                           }
```

\$ gcc -fdump-tree-cfg-raw -c foo.c

#### Linear IRs: Register Machines

Problem: no clear def-use information
Is x + 1 the same?
Hard to track actual values!
How to optimize?

 $\Rightarrow$  Disallow mutations of variables

X	$\leftarrow$	5	+	3
У	$\leftarrow$	x	+	1
x	$\leftarrow$	12		
Z	$\leftarrow$	x	+	1
$tmp_1$	$\leftarrow$	Ζ	_	у
return	$tmp_1$			

#### Single Static Assignment: Introduction

- Idea: disallow mutations of variables, value set in declaration
- Instead: create new variable for updated value
- SSA form: every computed value has a unique definition
   Equivalent formulation: each name describes result of one operation

#### Single Static Assignment: Control Flow

- How to handle diverging values in control flow?
- Solution: Φ-nodes to merge values depending on predecessor
  - Value depends on edge used to enter the block
  - > All Φ-nodes of a block execute concurrently (ordering irrelevant)

antur . . .

 $v_1$ , then :  $v_2$ )

#### Example: GIMPLE in SSA form

```
int fac (int n) { int res, D.1950, _1, _6;
                             <bb 2> :
                             gimple_assign <integer_cst, res_4, 1, NULL, NULL>
                             goto <bb 4>; [INV]
                             <bb 3> :
                             gimple_assign <mult_expr, _1, n_2, n_2, NULL>
int foo(int n) {
                             gimple_assign <mult_expr, res_8, res_3, _1, NULL>
  int res = 1:
                             gimple_assign <plus_expr, n_9, n_2, -1, NULL>
                             <bb 4> :
  while (n) {
                             # gimple_phi <n_2, n_5(D)(2), n_9(3)>
    res *= n * n:
                             # gimple_phi <res_3, res_4(2), res_8(3)>
   n -= 1:
                             gimple_cond <ne_expr, n_2, 0, NULL, NULL>
  }
                               goto <bb 3>: [INV]
                             else
  return res;
                               goto <bb 5>; [INV]
}
                             <bb 5> :
                             gimple_assign <ssa_name, _6, res_3, NULL, NULL>
                             <bb 6> :
                            gimple_label <<L3>>
                             gimple_return <_6>
                            }
```

\$ gcc -fdump-tree-ssa-raw -c foo.c

SSA Construction – Local Value Numbering

Simple case: inside block – keep mapping of variable to value

Code						SSA	IR		Variable Mapping
	x y	$\leftarrow$	x			<i>v</i> <sub>2</sub>	$\leftarrow$	add 5, 3 add <i>v</i> 1, 1	$egin{array}{ccc} x &  ightarrow & v_3 \ y &  ightarrow & v_2 \end{array}$
	X	$\leftarrow$	12			<i>V</i> 3	$\leftarrow$	const 12	$z \rightarrow v_4$
	Ζ	$\leftarrow$	X	+	1	<i>V</i> 4	$\leftarrow$	add $v_3$ , 1	$tmp_1 ~ ightarrow ~v_5$
	$tmp_1$	$\leftarrow$	Ζ	—	у	<i>V</i> 5	$\leftarrow$	sub <i>v</i> 4, <i>v</i> 2	
	return		tm	$o_1$				ret <i>v</i> 5	

#### SSA Construction – Across Blocks

- SSA construction with control flow is non-trivial
- ▶ Key problem: find value for variable in predecessor

Naive approach: Φ-nodes for all variables everywhere

- Create empty Φ-nodes for variables, populate variable mapping
- Fill blocks (as on last slide)
- > Fill Φ-nodes with last value of variable in predecessor
- Why is this a bad idea?

 $\Rightarrow$  don't do this!

• Extremely inefficient, code size explosion, many dead  $\Phi$ 

### SSA Construction – Across Blocks ("simple"<sup>4</sup>)

► Key problem: find value in predecessor

- Idea: seal block once all direct predecessors are known
  - For acyclic constructs: trivial
  - ► For loops: seal header once loop block is generated
- Current block not sealed: add Φ-node, fill on sealing
- Single predecessor: recursively query that
- Multiple preds.: add Φ-node, fill now

SSA Construction – Example

func  $foo(v_1)$ entry: sealed; varmap:  $n \rightarrow v_1$ , res $\rightarrow v_2$  $v_2 \leftarrow 1$ header: sealed: varmap:  $n \rightarrow \phi_1$ , res $\rightarrow \phi_2$  $\phi_1 \leftarrow \phi(\text{entry: } v_1, \text{ body: } v_6)$  $\phi_2 \leftarrow \phi(\text{entry: } v_2, \text{ body: } v_5)$  $v_3 \leftarrow \text{equal } \phi_1, 0$ br  $v_3$ , cont, body bodv: sealed: varmap:  $n \rightarrow v_6$ , res $\rightarrow v_5$  $v_4 \leftarrow \text{mul } \phi_1, \phi_1$  $v_5 \leftarrow \text{mul } \phi_2, v_4$  $v_6 \leftarrow \text{sub } \phi_1$ . 1 br header cont: sealed; varmap: res $\rightarrow \phi_2$ ret  $\phi_2$ 

int foo(int n) {
 int res = 1;
 while (n) {
 res \*= n \* n;
 n -= 1;
 }
 return res;
}

#### SSA Construction – Pruned/Minimal Form

- Resulting SSA is *pruned* all  $\phi$  are used
- **>** But not *minimal*  $\phi$  nodes might have single, unique value
- When filling  $\phi$ , check that multiple real values exist
  - Otherwise: replace  $\phi$  with the single value
  - > On replacement, update all  $\phi$  using this value, they might be trivial now, too
- Sufficient? Not for irreducible CFG
  - ▶ Needs more complex algorithms<sup>5</sup> or different construction method<sup>6</sup>

#### AD IN2053 "Program Optimization" covers this more formally

<sup>5</sup>M Braun et al. "Simple and efficient construction of static single assignment form". In: CC. 2013, pp. 102–122. 🧔.

<sup>6</sup>R Cytron et al. "Efficiently computing static single assignment form and the control dependence graph". In: TOPLAS 13.4 (1991), pp. 451–490.

## SSA: Implementation

- Value is often just a pointer to instruction
- $\blacktriangleright \phi$  nodes placed at beginning of block
  - ▶ They execute "concurrently" and on the edges, after all
- > Variable number of operands required for  $\phi$  nodes
- Storage format for instructions and basic blocks
  - Consecutive in memory: hard to modify/traverse
  - Array of pointers:  $\mathcal{O}(n)$  for a single insertion...
  - Linked List: easy to insert, but pointer overhead

# Is SSA a graph IR?

Only if instructions have no side effects, consider load, store, call, ...

These can be solved using explicit dependencies as SSA values, e.g. for memory

#### Intermediate Representations – Summary

- An IR is an internal representation of a program
- Main goal: simplify analyses and transformations
- ► IRs typically based on graphs or linear instructions
- Graph IRs: AST, Control Flow Graph, Relational Algebra
- Linear IRs: stack machines, register machines, SSA
- Single Static Assignment makes data flow explicit
- SSA is extremely popular, although non-trivial to construct

#### Intermediate Representations – Questions

- Who designs an IR? What are design criteria?
- Why is an AST not suited for program optimization?
- ► How to convert an AST to another IR?
- What are the benefits/drawbacks of stack/register machines?
- > What benefits does SSA offer over a normal register machine?
- How do  $\phi$ -instructions differ from normal instructions?